A comparison of the radiation tolerance of three commercial, and one radiation hardened SRAM is presented for four radiation environments. Burn-in is shown for the first time to reduce functional failure levels.
I. Introduction
In June, 1994, SECDEF Perry issued a directive on acquisition reform whose goal was to reduce costs by buying more commercial product, making greater use of commercial buying practices, and using industrial specifications in place of-military specifications. The success of this reform depends on eliminating those government practices and standards that do not add value to products and services purchased by the government, while at the same time controlling risk. In the case of integrated circuits (ICs) that must survive radiation environments, the tradeoff between increased benefit and reduced risk is unclear. The complexity of radiation hard devices usually run a generation or two behind that of commercial; therefore, system designers could implement more sophisticated designs with up-todate technology and at a reduced cost if commercial-offthe shelf (COTS) components could be used. However there are significant risks involved when using commercial components. For example, in COTS technologies, processes that affect radiation hardness are not controlled and lot-to-lot variability may cause future lots to have an entirely different radiation response [ 11.
In Table 1 , we have identified three categories of integrated circuits: radiation hardened, radiation tolerant, and COTS. In this classification, a radiationhardened device is one that is intentionally designed, fabricated, and assembled in a technology and manufacturing line for a specific radiation hardness level. Techniques, such as statistical process control (SPC), are used to control the radiation hardness of the process. This category of device would find use in applications where high radiation levels are expected. The radiation tolerant category of devices are commercial devices that are inherently hard to a specific level of radiation. Here, radiation hardness is a byproduct of the design and/or technology, but is not intentionally built into the product, nor is radiation The COTS category includes devices that are designed and fabricated without regard to radiation hardness and no radiation related SPC is employed. Radiation hardness for this category is typically low and their use is limited to applications with benign radiation requirements. Please note that the specific breakpoints in Table 1 between these categories are for guidance only.
Within each of the above categories one must be certain of the heritage of the devices that were used to establish the reported radiation hardness levels.
Research by several groups [2-41 and work described in this paper show that burn-in affects the total dose hardness of devices for some technologies. It has been common practice to perform radiation characterization on devices before burn-in, rather than on more expensive burned-in devices. This can lead to an inaccurate estimate of device radiation hardness.
Experimental Details

Devices
In this work we evaluate the radiation hardness of three commercial 256K and one radiation-hard 1M static random access memories (SRAM) in total dose, doserate, and single event effects (SEE) environments. We then assign each to one of the above categories based on its radiation response. The first device was manufactured by Paradigm Corporation and is a nonhardened high-performance CMOS SRAM organized as 32K x 8 bits. This product is produced in a 0.8-pm, proprietary bulk CMOS technology. The device operates from a single 5 V power supply and all inputs are fully TTL compatible. The low-current version (PDM41256LA) was evaluated in this work The test devices were packaged in plastic 28-pin 300-mil surface mount J-leaded (SOJ) packages. A second SRAM from Paradigm (PDM3 1256L) was also selected for evaluation. This 3.3-V device is functionally equivalent to and the same design as the PDM41256LA. These devices were also packaged in plastic 28-pin 300-mil surface mount J-leaded (SOJ) packages. The 3.3-V devices were fabricated in Japan and the 5-V devices in San Jose, CA.
The third commercial device type evaluated was a Cypress CY7C1399. It is a 3.3-V high performance SRAM which is organized as 32K x 8 bits. This device is fabricated using a 0.5-pm technology with 14.5 nm gate oxide, and bulk (non-epi) p-substrates. The devices studied in this work were packaged in 300-mil 28-pin dual-in-line (DIP) ceramic packages.
Finally a radiation hardened SRAM manufactured by Lockheed Martin Federal Systems was selected. The
LORlM8C1399 is organized as 128K x 8 bits and is fabricated using Lockheed Martin's 0.5-pm, 12-nm gate oxide, epitaxial radiation-hardened CMOS process (HMCMOS) [ 5 ] . Polysilicon cross-coupling resistors are used to provide single event upset (SEU) hardness. The device is specified to be immune to latchup, survive a dose rate > 1~1 0 '~ rad(Si)/s, exhibit no dose-rate upset below lx109 rad(Si)/s, withstand total doses > 1x106 rad(SiO*), and have an SEU rate < lxlO-" errors/bitday. The test device was a 3.3-V version packaged in 40-pin ceramic flatpack packages.
Electrical Characterization
Electrical characterization of the test devices at all facilities was performed with an HP82000 D50 digital ASIC tester. Functional tests were performed using checkerboard, checkerboard-not, all ones, and all zeros test patterns. Parametric characterization, including IDD, tAVQV, Val, Vh, was performed before and after all irradiations at room temperature. In this summary, we show functional failure data only. Parametric data will be shown in the full paper.
Irradiations
Co60 irradiations were performed using a Gammacell 220 irradiator at Sandia National Laboratories at a fixed dose-rate of -90 rad(Si)/s. Testing was performed in accordance with MIL-STD 883D, Method 1019.4 procedures. A rebound test was performed on all devices and results will be presented in the full paper. A physical checkerboard pattern was stored in the SRAM prior to irradiation. Devices were biased at their nominal V D D during irradiation.
Prompt total integrated dose (TID), dose-rate upset, and dose-rate latchup characterization were performed on a 10 MeV Linear Accelerator (LINAC) located at the Boeing Aerospace Corporation Physical Sciences Laboratory, Seattle, Washington. The LINAC produced dose-rates up to -1 x 10" rad(Si)/s at the device under test (DUT). The radiation pulse width was adjustable continuously from 10 ns to 10 ps. A 20 ns radiation pulse width was used during dose-rate upset and doserate latchup characterization, while a 9 ps pulse width was used during prompt TID testing. Dose rate was varied by changing the distance between the DUT and the LINAC exit window, or by changing the beam current of the LINAC.
Single event effects (SEE) testing was performed at the Brookhaven National Laboratory SEU Test Facility.
This facility uses a Tandem Van de Graaff accelerator to deliver a wide range of heavy ions at the DUT. All device irradiations were performed at ambient temperature.
Bum-in
All test samples were obtained from the manufacturer without a previous bum-in. Half of the devices of each type for these experiments were then burned-in for one week at 150 "C with nominal values of V D D applied during bum-in. Chip enables and output enables were tied inactive during the burn-in procedure and all other inputs were tied in a non-conflicting manner to either high or low.
IV. Results and Discussion
Co60 TID
In Table 1 we show the Co60 total dose hardness levels measured for all devices. For the 5-V Paradigm SRAM, only a small dependence on bum-in was observed with functional failure levels of 16 and 18 rad(Si) for burned-in and non-burned-in devices, respectively. These data place this part in the COTS category.
In contrast, the 3.3-V Paradigm samples showed an extreme bum-in effect with burned-in devices first failing functionally at 35 krad(Si) and non-burned-in at 75 krad(Si). These data illustrate the importance of performing TID characterization on burned-in devices if system specifications require burned-in parts. Based on these failure levels, the 3.3-V Paradigm devices are assigned to the radiation-tolerant category.
Cypress SRAMs failed functional test following 75 krad(Si) with no apparent bum-in effect. This faiIure level places this part in the radiation tolerant category.
Finally since the specified total dose failure level for burned-in Lockheed Martin LORlMSC1399 devices is so high (>lMrad(Si)), these devices were not tested in a Corn environment. Manufacturer's data has been presented earlier [5] . The high failure level of these devices definitely places them in the radiation hard category. 
Prompt TID Testing
For strategic systems, it is important to perform totaldose testing at dose rates that closely replicate the expected threat dose rates. At these higher dose rates (prompt TID), devices may fail at lower total doses than in a Corn test because there is less time for charge to anneal. During these tests, it was necessary to keep the individual pulse dose-rate below the device upset level to assure that the exposure pattern written to the memory was maintained. This, along with the fact that the LINAC has low repetition rates, limited the average dose-rate to approximately 900 rad(Si)/s. Unfortunately, this was only a factor of 10 higher than the dose-rate used during Co60 testing. A DC machine would be required to approach strategic dose-rates.
Burned-in Paradigm 5-V devices first failed functionally at 12 krad(Si) compared to non-burned-in parts, which failed at 18 krad(Si)a 33% reduction due to bum-in (Figure 1) . These failure levels place the 5-V Paradigm SRAM in the COTS category. In this environment, there appears to be a slightly larger burnin effect compared to the Co60 data, but this may be an artifact of the small sample sizes. Alternatively, this may indicate that for this technology burn-in affects the annealing rate of charge in the oxides. Figure 1 shows a definite burn-in effect with non-burned-in devices first failing at 80 krad(Si) vs. 40 krad(Si) for burned-in devices. No difference in functional failure level was observed between Co60 and prompt TID dose rates, indicating a slow oxide trapped charge annealing rate.
Examination of the Paradigm 3.3 V data in
Consistent with Co60 results, the Cypress devices showed no significant reduction in the total-dose response as a result of bum-in. In fact, there appears to be a slight increase in the functional failure level of the burned-in Cypress devices, which first failed at 36 krad(Si) vs non-burned-in parts which failed at 28 krad(Si). However, there is a significant reduction (nearly a 50%) in failure level when comparing Corn TID to prompt TID dose rates, consistent with longer annealing time at the lower dose rate.
The LMFS LORlM8C1399 test results are not shown in Figure 1 because of their high failure level. Both burned-in and non-burned-in devices were still functional following 10 Mrad(Si). If any changes occurred due to burn-in or between Corn and prompt TID results, they are considered insignificant at these levels.
Dose-rate Upset Testing
Dose-rate upset levels for the four SRAM types are compared in Figure 2 . The 5-V Paradigm SRAM was found to upset at 9 x lo8 rad(Si)/s while the 3.3-V Paradigm SRAM upset at 6 x lo9 rad(Si)/s. Both devices are fabricated on bulk silicon and a contact at Paradigm believes there was no die shrink in going to 3.3-V. If this were true, the collection volume [6] should be nearly the same for both devices, so one would expect the 3.3-V devices to upset slightly lower due to lower operating voltage. This indicates that, in reality, there must be processing or layout changes which improve the dose-rate upset level of the 3.3-V devices. In the full paper we will provide more information. Figure 3 shows the result of latchup testing for each of the four device types. The Paradigm 5-V and Cypress 3.3-V SRAMs latched up at 2 x 10" and 6 x 10" rad(Si)/s, respectively. The Paradigm 3.3-V and LMFS devices could not be latched at the maximum dose-rate of 6.7 x 10" and 1 x 10" rad(Si)/s obtained for each device, respectively. The difference between latchup dose-rate threshold measured for the 5-V and 3.3-V Paradigm devices is a natural consequence of the lower operating voltage.
Dose-rate Latchup Characterization
These data place the Paradigm 3.3-V and the LMFS devices in the radiation-hard category, while the Paradigm 5-V and Cypress 3.3-V could be, at the users discretion, placed in either radiation tolerant or COTS categories.
SEE Test Results
SEU and SEL data are presented in Table 3 . Both Paradigm devices and the Cypress SRAM were found to have SEU thresholds of < 0.5 MeV-cm2/mg which places them in the COTS category. Lockheed Martin's radiation hard SRAM neither upsets nor latches at an LET of 120 MeV-cm2/mg [5] . The 5 V Paradigm SRAM latched at an LET of 30 MeV-cm2/mg. Hardware problems made the SEL results of the Cypress part inconclusive.
V. Conclusions
A designer must consider all required radiation environments when selecting integrated circuits for system designs. This work has shown the difficulty associated with strictly categorizing a device based solely on its radiation response, since its category depends on the specific radiation environment considered. For example, the 3.3-V Paradigm SRAM could be considered a radiation-tolerant device except for its SEU response. A more useful classification depends on the methods the manufacturer uses to ensure radiation hardness, i.e. whether specific design and process techniques have been used to harden the device.
Finally this work has shown that burned-in devices may fail functionally as much as 50% lower in total dose environments than non-burned-in devices. No bum-in effect was seen in dose-rate upset, latchup, or SEE environments. The user must ensure that total dose lot acceptance testing was performed on burned-in devices.
